





Features	OrCAD PCB Designer Standard	OrCAD PCB Designer Professional	Allegro PCB Designer
Orcad capture schematic entry + Componants database management			
Graphical, flat and hierarchical page editor and Picture block hierarchy	•	•	•
OrCAD Capture Market place for Apps, Models, Symbols and more	•	•	•
Net Groups - Complex bus definition	•	•	•
Intelligent PDF creation	•	•	•
AutoWire	•	•	•
44,000 Schematic symbols	•	•	•
Coloured Components / nets	•	•	•
Tcl TK scripting support	•	•	•
Online design rule check including custom DRC capability and Waive DRC	•	•	•
Forward and back-annotation of properties / pin-and-gate swaps	•	•	•
Schematic Part and Library editor	•	•	•
Cross-probing and cross-placing	•	•	•
FPGA design-in / pin import & export	•	•	•
Multiple PCB netlist interfaces	•	•	•
SI Topology creation	•	•	•
Digi-Key (PartLink App) Component Parametric data directly from web	•	•	•
Property editor for pins, components, nets	•	•	•
Constraint Manager (Spacing, Physical, Electrical)	•	•	•

Designs Comparison. Autodes'® Eagle and Altium® import Export/Import XML Component Information System Cis option Cis opti	Features	OrCAD PCB Designer Standard	OrCAD PCB Designer Professional	Allegro PCB Designer
Export/Import XML Component Information System Windows ODBC compatible format Cis option Cis optio	Designs Comparison.	•	•	•
Component Information System Windows ODBC compatible format Cls option Cls	Autodesk® Eagle and Altium® import	•	•	•
Windows ODBC compatible format Interface to relational database and management systems Database query for part selection and parametric properties Schematic and BOM Variants Manager (Parts not fitted and more). CIS Database Management Interface (access control and more) CIS Database Management Interface (access control and more). CIS Database Management Interface (access control and more) Part search DIGIKEY, FARNELL, FUTURE, MOUSER, ARROW PPS EDITOR Physical, Spacing, Same net, Netclass and Class to Class rules Interactive Routing using Working Layer (layer selection popup) Split View Multiple placement options, manual, quickplace, auto and room Placement directly from schematic, individually or window select Interactive route completion Component lead editor Dynamic Shapes (dynamic copper pours) Plow and Heal Snake Routing for Hex pattern ICs Scibble Routing Push, Shove and Hug interactive editing Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pads suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks Cis option Cis	Export/Import XML	•	•	•
Interface to relational database and management systems Database query for part selection and parametric properties Schematic and BOM Variants Manager (Parts not Fitted and more). CIS Option Part search DIGIKEY, FARNELL, FUTURE, MOUSER, ARROW PART search DIGIKEY, FARNELL, FUTURE, MOUSER, Options PCB EDITOR Physical, Spacing, Same net, Netclass and Class to Class rules Interactive Routing using Working Layer (layer selection popup) Split View Multiple placement options, manual, quickplace, auto and room Placement directly from schematic, individually or window select Interactive route completion Component lead editor Dynamic Shapes (dynamic copper pours) Plow and Heal Snake Routing for Hex pattern ICs Scibble Routing Push, Shove and Hug interactive editing Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks CIS Option CIS Optio	Component Information System	CIS option	CIS option	•
Database query for part selection and parametric properties Schematic and BOM Variants Manager (Parts not Fitted and more). CIS Option Part search DIGIKEY, FARNELL, FUTURE, MOUSER, ARROW Part search DIGIKEY, FARNELL, FUTURE, MOUSER, Option + CIP E Options Physical, Spacing, Same net, Netclass and Class to Class rules Interactive Routing using Working Layer (layer selection popup) Split View Multiple placement options, manual, quickplace, auto and room Placement directly from schematic, individually or window select Interactive route completion Component lead editor Dynamic Shapes (dynamic copper pours) Plow and Heal Snake Routing for Hex pattern ICs Scibble Routing Push, Shove and Hug interactive editing Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks CIS Option + CIP E option	Windows ODBC compatible format	CIS option	CIS option	•
Schematic and BOM Variants Manager (Parts not Fitted and more). CIS Database Management Interface (access control and more) Part search DIGIKEY, FARNELL, FUTURE, MOUSER, ARROW Part search DIGIKEY, FARNELL, FUTURE, MOUSER, ARROW POEB EDITOR Physical, Spacing, Same net, Netclass and Class to Class rules Interactive Routing using Working Layer (layer selection popup) Split View Multiple placement options, manual, quickplace, auto and room Placement directly from schematic, individually or window select Interactive route completion Component lead editor Dynamic Shapes (dynamic copper pours) Plow and Heal Snake Routing for Hex pattern ICs Scibble Routing Push, Shove and Hug interactive editing Embedded net names Curre Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks	_	CIS option	CIS option	•
Fitted and more). CIS Database Management Interface (access control and more) Part search DIGIKEY, FARNELL, FUTURE, MOUSER, ARROW Pers Beditor Physical, Spacing, Same net, Netclass and Class to Class rules Interactive Routing using Working Layer (layer selection popup) Split View Multiple placement options, manual, quickplace, auto and room Placement directly from schematic, individually or window select Interactive route completion Component lead editor Dynamic Shapes (dynamic copper pours) Plow and Heal Snake Routing for Hex pattern ICs Scibble Routing Push, Shove and Hug interactive editing Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks		CIS option	CIS option	•
Part search DIGIKEY, FARNELL, FUTURE, MOUSER, ARROW PCB EDITOR Physical, Spacing, Same net, Netclass and Class to Class rules Interactive Routing using Working Layer (layer selection popup) Split View Multiple placement options, manual, quickplace, auto and room Placement directly from schematic, individually or window select Interactive route completion Component lead editor Dynamic Shapes (dynamic copper pours) Plow and Heal Snake Routing for Hex pattern ICs Scibble Routing Push, Shove and Hug interactive editing Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E options CIS Option + CIP E option CIS Option + CIP E option C		CIS option	CIS option	•
PCB EDITOR Physical, Spacing, Same net, Netclass and Class to Class rules Interactive Routing using Working Layer (layer selection popup) Split View Multiple placement options, manual, quickplace, auto and room Placement directly from schematic, individually or window select Interactive route completion Component lead editor Dynamic Shapes (dynamic copper pours) Plow and Heal Snake Routing for Hex pattern ICs Scibble Routing Push, Shove and Hug interactive editing Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly,Fabrication, Test checks		CIS Option	CIS Option	•
Physical, Spacing, Same net, Netclass and Class to Class rules Interactive Routing using Working Layer (layer selection popup) Split View Multiple placement options, manual, quickplace, auto and room Placement directly from schematic, individually or window select Interactive route completion Component lead editor Dynamic Shapes (dynamic copper pours) Plow and Heal Snake Routing for Hex pattern ICs Scibble Routing Push, Shove and Hug interactive editing Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks			·	·
Interactive Routing using Working Layer (layer selection popup) Split View Multiple placement options, manual, quickplace, auto and room Placement directly from schematic, individually or window select Interactive route completion Component lead editor Dynamic Shapes (dynamic copper pours) Plow and Heal Snake Routing for Hex pattern ICs Scibble Routing Push, Shove and Hug interactive editing Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks	• PCB EDITOR			
selection popup) Split View Multiple placement options, manual, quickplace, auto and room Placement directly from schematic, individually or window select Interactive route completion Component lead editor Dynamic Shapes (dynamic copper pours) Plow and Heal Snake Routing for Hex pattern ICs Scibble Routing Push, Shove and Hug interactive editing Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly,Fabrication, Test checks		•	•	•
Multiple placement options, manual, quickplace, auto and room Placement directly from schematic, individually or window select Interactive route completion Component lead editor Dynamic Shapes (dynamic copper pours) Plow and Heal Snake Routing for Hex pattern ICs Scibble Routing Push, Shove and Hug interactive editing Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly,Fabrication, Test checks		•	•	•
auto and room Placement directly from schematic, individually or window select Interactive route completion Component lead editor Dynamic Shapes (dynamic copper pours) Plow and Heal Snake Routing for Hex pattern ICs Scibble Routing Push, Shove and Hug interactive editing Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly,Fabrication, Test checks	Split View	•	•	•
window select Interactive route completion • • • Component lead editor • • • Dynamic Shapes (dynamic copper pours) Plow and Heal • • • Snake Routing for Hex pattern ICs • • • Scibble Routing • • • Push, Shove and Hug interactive editing • • • Embedded net names • • • Curve Routing • • • Through Board Transparency (OpenGL) • • • Multi-line routing (Group Routing) • • • Fan-out generators • • • Flip Board • • • Dynamic pad suppression / Unused Pad removal • • Design for Assembly, Fabrication, Test checks • •		•	•	•
Component lead editor Dynamic Shapes (dynamic copper pours) Plow and Heal Snake Routing for Hex pattern ICs Scibble Routing Push, Shove and Hug interactive editing Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly,Fabrication, Test checks	-	•	•	•
Dynamic Shapes (dynamic copper pours) Plow and Heal Snake Routing for Hex pattern ICs Scibble Routing Push, Shove and Hug interactive editing Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks	Interactive route completion	•	•	•
Heal Snake Routing for Hex pattern ICs Scibble Routing Push, Shove and Hug interactive editing Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks	Component lead editor	•	•	•
Scibble Routing Push, Shove and Hug interactive editing Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly,Fabrication, Test checks		•	•	•
Push, Shove and Hug interactive editing Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks	Snake Routing for Hex pattern ICs	•	•	•
Embedded net names Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks	Scibble Routing	•	•	•
Curve Routing Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks	Push, Shove and Hug interactive editing	•	•	•
Through Board Transparency (OpenGL) Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks	Embedded net names	•	•	•
Multi-line routing (Group Routing) Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks • • • • • • • • • • • • • • • • • •	Curve Routing	•	•	•
Fan-out generators Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks • • • • • • • • • • • • • • • • • •	Through Board Transparency (OpenGL)	•	•	•
Flip Board Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks • • • • • • • • • • • • • • • • • •	Multi-line routing (Group Routing)	•	•	•
Dynamic pad suppression / Unused Pad removal Design for Assembly, Fabrication, Test checks • • • • • • • • • • • • • • • • • •	Fan-out generators	•	•	•
Design for Assembly, Fabrication, Test checks • • •	Flip Board	•	•	•
	Dynamic pad suppression / Unused Pad removal	•	•	•
	Design for Assembly, Fabrication, Test checks	•	•	•

Features	OrCAD PCB Designer Standard	OrCAD PCB Designer Professional	Allegro PCB Designer
STEP 3D viewer for selected item or complete PCB.	•	•	•
Gerber 274X, 274D artwork Output	•	•	•
Auto Finish (Route Completion Tool)	•	•	•
IPC2581 Import / Export	•	•	•
Mentor ODB++ and universal viewer	•	•	•
DFM Checks including soldermask, solderpaste and more	•	•	•
Route cleanup, optimization (Glossing)	•	•	•
Cross Section Editor	•	•	•
Impedance Calculator	•	•	•
Interactive / Automatic Silkscreen generation	•	•	•
Manual Design For Test (DFT) / Test Prep	•	•	•
Component Height DRC	•	•	•
Associative Dimensioning	•	•	•
Import Files Manager	•	•	•
Import CAD Translators: Mentor® Boardstation, Autodesk® Eagle, Altium®, PADS, PCAD, OrCAD® Layout	•	•	•
MCAD/ECAD Incremental design data exchange (IDX)	•	•	•
Skill Extention Language	•	•	•
Differential Pairs Physical rules and routing	•	•	•
Differential Pair Static Phase Control rules	•	•	•
Differential Pair Dynamic Phase Control rules		•	•
Shape based curve fillet support, tapered traces		•	•
Aligment x and y for components and modules		•	•
Placement replication, template based design reuse		•	•
HighSpeed Analysis Coupling and Impedance		•	•
Constraint Regions, region based rules (Rigid -Flex; BGA regions)		•	•
Total Etch Length - Max/Min Length		•	•
Interactive Delay Tuning		•	•
Automatic Design For Test (DFT) / Test Prep		•	•
Group route via pattern		•	•
Hug Contour routing		•	•
Via array / Shielding - Shape and Trace based		•	•
Route and Placement Vision		•	•
Net Scheduling, T-Point rules (pin to T-point), T-Point definition		•	•

Features	OrCAD PCB Designer Standard	OrCAD PCB Designer Professional	Allegro PCB Designer
Propagation delay rules (Min/Max, Relative) for nets or groups		•	•
Impedance DRC		•	•
Package Pin and Z-axis delay		•	•
Dynamic Heads-up Display for critical rules		•	•
Flex/Rigid design		•	•
Inter Layer check for Flex/Rigid		•	•
Collision detection, place symbols and bending flex in 3D View.		•	•
Backdrilling		•	•
Max Via Count rules			•
Dynamic DFA rules based interactive placement			•
Offset Routing			•
Layer set rules			•
Extended (X)net rules			•
Estimated Crosstalk rules			•
Pin Pair rules			•
Design planning - Create hierarchical Bundles			•
Design planning - Create, Edit Flows			•
Design planning - Assign Flows to Layers			•
Design Planning - Plan Spatial Feasibility analysis & feedback			Design Planning Option
Design Planning - Generate Topological Plan			Design Planning Option
Design Planning - Convert Topological plan to traces (CLINES)			Design Planning Option
Design Planning - Plan Topological with Electrical rules			Design Planning Option
Auto Interactive Delay Tune (AiDT)			PCB High-Speed Option
Electrical Constraint rule set (ECSets) / Topology Apply			PCB High-Speed Option
Electrical rules (Reflection, Timing, Crosstalk)			PCB High-Speed Option
Package Pin Delay (for die-2-die delay) rules			PCB High-Speed Option
Dynamic Differential Pair Phase Control rules			PCB High-Speed Option
Z-Axis delay feedback			PCB High-Speed Option
Extended Net creation			PCB High-Speed Option
Advanced Constraints (formulas, relational)			PCB High-Speed Option
Segment over void detection			PCB High-Speed Option
Spread lines between voids			PCB High-Speed Option
HDI Micro-via (spacing, stacking) rules			Miniaturization Option

Features	OrCAD PCB Designer Standard	OrCAD PCB Designer Professional	Allegro PCB Designer
HDI micro-via inset (via-in-pad) rules			Miniaturization Option
HDI micro-via stack editing			Miniaturization Option
Dynamic shape based filleting, line fattening and trace filleting			Miniaturization Option
Single Click multiple micro- via instantiation			Miniaturization Option
Unused micro-via removal			Miniaturization Option
Manufacturing rule support for embedding components			Miniaturization Option
Embedded Packaged Components			Miniaturization Option
Support for Cavities on inner layers			Miniaturization Option
Dual Side Contact Components			Miniaturization Option
Vertically Placed Components			Miniaturization Option
Removal of unassigned indirect attached vias			Miniaturization Option
Concurrent Team Design - Layer by Layer			PCB Team Design Option
Concurrent Team Design - Functional block partitioning			PCB Team Design Option
Concurrent Team Design - Team design dashboard			PCB Team Design Option
Concurrent Team Design - Soft nets			PCB Team Design Option
Concurrent Team Design - Flexible boundaries			PCB Team Design Option
Concurrent Team Design - Constraint Editing per Partition			PCB Team Design Option
Swap pins on a FPGA (based on FPGA rules) in PCB Editor			FPGA System Planner
Reoptimize pins on a FPGA (using FPGA rules)			FPGA System Planner
Parameterized RF etch elements			PCB Analog / RF Option
Asymmetrical Clearances			PCB Analog / RF Option
RF Etch elements editing			PCB Analog / RF Option
Bi-Directional interface with Agilent ADS			PCB Analog / RF Option
ADS schematics Import Agilent into DE-HDL			PCB Analog / RF Option
Layout-driven RF design creation			PCB Analog / RF Option
Flexible Shape Editor			PCB Analog / RF Option
Via Array placement on traces, shapes			PCB Analog / RF Option
• AUTOROUTER			
6 Signal Layers at a time (no board layer limit or pin limit)	•	•	•
Shape-based or Gridded routing	•	•	•
SMD Fanout		•	•
Trace Width by Net and Net Classes		•	•
45-degree / Memory Pattern Routing		•	•

Features	OrCAD PCB Designer Standard	OrCAD PCB Designer Professional	Allegro PCB Designer
Interactive Routing with Shoving and Plowing		•	•
Interactive Floorplanning		•	•
Online Design Rule Checking		•	•
Flip, Rotate, Align, Push, and Move Components		•	•
Placement Density Analysis		•	•
High-Speed rules based autorouting			•
Min/Max, matched length rules based autorouting			•
Pin-pair rules, Area rules based autorouting			•
Crosstalk controls, parallelism rules based autorouting			•
Differential Pair Autorouting, Automatic net shielding			•
High-speed rules-based autorouting			•
256 signal layer limit			PCB Routing Option
DFM rules-based autorouting			PCB Routing Option
Automatic trace spreadiing			PCB Routing Option
ATP generation			PCB Routing Option
Layer-specific rules-based autorouting			PCB Routing Option
• SIGNAL INTEGRITY			
Pre- & Post-route signal integrity analysis		•	
Graphical topology definition and exploration		•	
Interactive waveform viewer		•	
Macro modelling support (DML)		•	
IBIS 5,0 support		•	
IBIS ICM model support		•	
Spectre-to-DML		•	
HSPICE-to-IBIS		•	
Lossy transmission lines		•	
Coupled (3 net) simulation		•	
Differential pair exploration and simulation		•	

• Function included

Features	OrCAD PCB Designer Standard	OrCAD PCB Designer Professional	Allegro PCB Designer
PSpice A/D Basic			
Analysis Types	•	•	
Libraries - Digital Devices	•	•	
Modeling Apps	•	•	
Simulation Capacity	Capacity Limited – 250 nodes	Capacity Limited – 250 nodes	
Libraries – Analog	No advanced analog models supported like BSIM 3.3, 4, Magnetic Cores, IGBT, DMI models, etc	No advanced analog models supported like BSIM 3.3, 4, Magnetic Cores, IGBT, DMI models, etc	
Waveform Analyses	All but Performance Analysis	All but Performance Analysis	

• Function included







are copyrighted or registered trademarks. All other names mentioned may be copyrighted or registered trademarks of their respective owners.